A NOVEL ASYMMETRIC GATE RECESS PROCESS FOR INP HEMTS

Franck Robin, Hanspeter Meier, Otte J. Homan and Werner Bächtold

Swiss Federal Institute of Technology (ETH) Zurich Laboratory for Electromagnetic Fields and Microwave Electronics CH-8092 Zurich, Switzerland, e-mail: robin@ifh.ee.ethz.ch

Abstract

An asymmetric gate recess process has been developed for the fabrication of InP-based HEMTs with improved breakdown voltage. This process is based on a double e-beam exposure of a 4-layers stack of PMGI and PMMA resists. Vertical patterns can be fabricated that can otherwise not be achieved with standard e-beam lithography processes. A 30% improvement of the on-state breakdown voltage of 0.2 µm InP HEMTs was obtained without marked degradation of $f_{\rm max}$.

I Introduction

Due to outstanding high-frequency performances, InP HEMTs are well suited for low power applications in the mm range. They, however, show limited performances when used in power amplifiers [1] because of the low on-state breakdown voltage ($BV_{\rm on}$) that impairs large voltage swings. It is now widely accepted that impact ionization plays an important role in on-state breakdown voltage. A very promising way to alleviate impact ionization is the fabrication of HEMTs with asymmetric gate recess. This asymmetric recess increases the gate-drain spacing to distribute the voltage drop over a wider region [2-4]. We have used a new PMMA and PMGI resist combination and double e-beam exposure to achieve large gate recess asymmetry.

II Device fabrication

For this study, we have used a commercial MBEgrown HEMT structure and our in-house fabrication



Fig. 1 InGaAs/InAlAs/InP HEMT structure. Gate length is 0.2 $\mu \rm{m}.$



Fig. 2 Measured solubility vs. electron dose curves for the PMMA 950K, PMMA 50K, P(MMA/MAA) and PMGI resists in (a) MIBK:IPA 1:3 and (b) aqueous-based PMGI Developer 101.

process. The structure was optimized for power applications (see Fig. 1) and was from bottom to top: semi-insulating InP substrate, *i*–InAlAs buffer (300 nm), Si δ -doping, *i*–InAlAs lower barrier



Fig. 3 SEM view of resist profile after the first exposure and development in MIBK:IPA and developer 101. White curve: schematic dose representation.

(10 nm), *i*-InGaAs channel (50 nm), *i*-InAlAs upper barrier (10 nm), Si δ -doping, *i*-InAlAs Schottky layer (15 nm), n^+ -InGaAs cap layer (10 nm). The structure was fabricated using Ge/Au/Ni/Au ohmic contacts, mesa etching and electron-beam lithography (EBL) with a Raith150 system, from Raith GmbH, Germany for the 0.2 μ m gates definition. For EBL, PMMA (polymethylmethacrylate) and PMGI (polydimethylglutarimide, from MicroChem Corp.) were combined. PMMA is developed in MIBK:IPA 1:3 while PMGI is developed in a proprietary aqueous-based solvant (Developer 101). Figure 2 shows the solubility versus dose curves for PMMA and PMGI in both developers. As can be seen, a very large contrast between PMGI and PMMA is obtained.

The samples were coated with the following resist stack (from bottom to top): 130 nm PMMA 950K, 130 nm PMGI, 430 nm P(MMA/MAA), 70 nm PMMA 50K. The fabrication of the resist profile for



Fig. 4 SEM view of resist profile after the second exposure and development in MIBK:IPA. White curve: schematic dose representation. Inset is a contrast enhanced view of the asymmetric undercut.



Fig. 5 SEM view of a fabricated 0.2 μ m gate with asymmetric gate recess. The contours of the gate recess have been digitally enhanced.

asymmetric gate recess proceeds as follows:

- exposure of the T-gate footprint with a central, narrow dose (450 μC/cm²);
- MIBK:IPA 1:3 development of the PMMA 50K and P(MMA/MAA) resist layers;
- aqueous-based development of the PMGI layer (see Fig. 3);
- exposure of T-gate head and asymmetric undercut (500 μ C/cm² on the large recess side, 250 μ C/cm² on the other side);
- MIBK:IPA 1:5 development of the PMMA 950K layer and of the gate head (see Fig. 4);
- Gate recess etch in succinic acid solution (see Fig. 5)
- evaporation of 350 nm Au;

We have optimized the electron dose for the first and second exposures with our resist development simulator [5,myspace6]. With this technique, a gate recess as large as 500 nm and as small as 50 nm can be obtained on the drain and source sides, respectively.

III Device performances

We have measured both DC and HF performances of the fabricated devices. The I–V characteristics of HEMT devices with symmetric and asymmetric gate recess are compared in Fig. 6. It can ben seen that the asymmetric recess does not result in any significant loss in current drivability. The maximum transconductance $g_{m,\max}$ for both devices is near 580 mS/mm. On the other hand, impact ionization is markedly reduced due to the spread of the electric field over a 500 nm distance instead of the usually 50–60 nm. The reduction of impact ionization is illustrated by the less pronunced bell-shape in the gate current, as shown in Fig. 7.

We have measured the on-state breakdown voltage locus of the devices as illustrated in Fig. 8 with



Fig. 6 I_D – V_{DS} characteristics for HEMT devices with symmetric (dashed line) and asymmetric (solid line) gate recess. V_{GS} was swept from -0.5 V to 0.5 V with 0.1 V steps for both devices.

the gate current extraction technique [7]. Our devices showing a very low gate leakage current, we have measured $BV_{\rm on}$ with an extracted gate current of – 25 μ A/mm to avoid unduly stressing them. It can be seen in Fig. 8 that the breakdown voltage in HEMTs with asymmetric recess improves by as much as 30%.

The S-parameters were measured on-wafer in the 350 MHz-120 GHz frequency range with an HP 8510 network analyser. The transistors cut-off frequency f_T was extracted next from the current gain h_{21} (see Fig. 9). f_T was 130 GHz and 90 GHz for devices with symmetric and asymmetric recess, respectively. We attribute this degradation to the larger effective gate length caused by the spreading of the depleted region in the channel due to the lack of electric field confinment by the highly doped cap layer on the drain side of the gate. The maximum frequency of oscillation f_{max} was also extracted for both types of devices from Mason's unilateral gain U as shown in Fig. 10. We found values of 210 GHz and 200 GHz for sym-



Fig. 7 $I_{G^-}V_{GS}$ characteristics for HEMT devices with symmetric (dashed line) and asymmetric (solid line) gate recess. V_{DS} was swept from 1.6 V to 2.5 V with 0.1 V steps for both devices.



Fig. 8 Locus of on-state breakdown voltage $BV_{\rm on}$ for symmetric (dashed line) and asymmetric (solid line) gate recess, superposed on the $I_D V_{DS}$ characteristics of device with asymmetric recess.

metric and asymmetric recess, respectively. It is interesting to note that $f_{\rm max}$ remains almost constant when an asymmetric recess is used. $f_{\rm max}$ is a relevant figure of merit for the design of high-frequency amplifiers because it defined as the frequency for which the power gain reaches unity. On the other hand, f_T is associated to the transit time of electrons in the device. The high $f_{\rm max}$, together with the higher breakdown voltage should therefore make the asymmetric recess technology particularly well-suited for the design of power amplifiers.

IV Conclusions

We have developed a new asymmetric recess technology based on the use of PMMA and PMGI resist and a two-step electron-beam lithography process that allows the fabrication of structures with very large edge recess up to 500 nm. The fabricated devices show DC characteristics comparable to those of



Fig. 9 Current gain h_{21} for HEMT devices with symmetric (open circles) and asymmetric (full circles) gate recess. Sparameters were measured in the 350 MHz–120 GHz range.



Fig. 10 Mason's unilateral gain U for HEMT devices with symmetric (open circles) and asymmetric (full circles) gate recess. S-parameters were measured in the 350 MHz–120 GHz range.

HEMTs with symmetric gate recess. On the other hand, the breakdown voltage is enhanced by more than 30%. The high-frequency performance does not degrade significantly. This technology is well-suited for the fabrication of mm-wave power amplifiers.

Acknowledgment

The authors would like to gratefully thank A. Orzati for valuable discussions.

References

 G. Meneghesso, A. Neviani, R. Oesterholt, M. Matloubian, T. Liu, J. J. Brown, C. Canali, and E. Zanoni, "On-state and off-state breakdown in GaInAs/InP composite-channel HEMT's with variable GaInAs channel thickness," *IEEE Trans. Electron Devices*, Vol. 46, No. 1, pp. 2-9, 1999.

- [2] R. W. Grundbacher, I. Adesida, M.-Y. Kao, and A. A. Ketterson, "Single step lithography for doublerecessed gate pseudomorphic high electron mobility transistors," *J. Vac. Sci. Technol. B*, Vol. 15, No. 1, pp. 49-52, 1997.
- [3] D. Ballegeer, K. Nummila, and I. Adesida, "Multilayer resist process for asymmetric gate recess in field-effect transistors," *J. Vac. Sci. Technol. B*, Vol. 11, No. 6, pp. 2560-2564, 1993.
- [4] D. G. Ballegeer, I. Adesida, C. Caneau, and R. Bhat, "Physics and behavior of asymmetrically recessed InP-based MODFET's fabricated with an electron beam resist process," in 6th Int. Conf. Indium Phosphide Related Materials, Santa Barbara, CA, USA, 1994, pp. 331-334.
- [5] F. Robin, A. Orzati, O. J. Homan, and W. Bächtold, "Evolutionary Optimization of the Electron-Beam Lithography Process for Gate Fabrication of HEMTs," *J. Vac. Sci. Technol. B*, Vol. 18, No. 6, pp. 3445-3449, 2000.
- [6] F. Robin, A. Orzati, E. Moreno, O. J. Homan, and W. Bächtold, "Simulation and Evolutionary Optimization of Electron-Beam Lithography with Genetic and Simplex-Downhill Algorithms," *IEEE Trans. Evol. Comp.*, submitted for publication, 2001.
- [7] M. H. Somerville, R. R. Blanchard, J. A. del Alamo, K. G. Duh, and P. C. Chao, "A new gate current extraction technique for measurement of onstate breakdown voltage in HEMTs," *IEEE Electron Device Lett.*, Vol. 19, No. 11, pp. 405-407, 1998.